In this section
@article{Liu:2018:1741-2552/aa9124,
author = {Liu, Y and Pereira, J and Constandinou, TG},
doi = {1741-2552/aa9124},
journal = {Journal of Neural Engineering},
pages = {1--14},
title = {Event-driven processing for hardware-efficient neural spike sorting},
url = {http://dx.doi.org/10.1088/1741-2552/aa9124},
volume = {15},
year = {2018}
}
TY - JOUR
AB - Objective. The prospect of real-time and on-node spike sorting provides a genuine opportunity to push the envelope of large-scale integrated neural recording systems. In such systems the hardware resources, power requirements and data bandwidth increase linearly with channel count. Event-based (or data-driven) processing can provide here a new efficient means for hardware implementation that is completely activity dependant. In this work, we investigate using continuous-time level-crossing sampling for efficient data representation and subsequent spike processing. Approach. (1) We first compare signals (synthetic neural datasets) encoded with this technique against conventional sampling. (2) We then show how such a representation can be directly exploited by extracting simple time domain features from the bitstream to perform neural spike sorting. (3) The proposed method is implemented in a low power FPGA platform to demonstrate its hardware viability. Main results. It is observed that considerably lower data rates are achievable when using 7 bits or less to represent the signals, whilst maintaining the signal fidelity. Results obtained using both MATLAB and reconfigurable logic hardware (FPGA) indicate that feature extraction and spike sorting accuracies can be achieved with comparable or better accuracy than reference methods whilst also requiring relatively low hardware resources. Significance. By effectively exploiting continuous-time data representation, neural signal processing can be achieved in a completely event-driven manner, reducing both the required resources (memory, complexity) and computations (operations). This will see future large-scale neural systems integrating on-node processing in real-time hardware.
AU - Liu,Y
AU - Pereira,J
AU - Constandinou,TG
DO - 1741-2552/aa9124
EP - 14
PY - 2018///
SN - 1741-2552
SP - 1
TI - Event-driven processing for hardware-efficient neural spike sorting
T2 - Journal of Neural Engineering
UR - http://dx.doi.org/10.1088/1741-2552/aa9124
UR - http://hdl.handle.net/10044/1/51662
VL - 15
ER -