


# From C/C++ to Dynamically Scheduled Circuits

Lana Josipović

September 2022

**ETH** zürich







**How to perform hardware design?**  
high parallelism and energy efficiency



# High-Level Synthesis: From Programs to Circuits

```
#define PI 3.1415926535897932384626434

complex* DFT_naive(complex* x, int N) {
  complex* X = (complex*) malloc(sizeof(struct complex_t) * N);
  int k, n;
  for(k = 0; k < N; k++) {
    X[k].re = 0.0;
    X[k].im = 0.0;
    for(n = 0; n < N; n++) {
      X[k] = add(X[k], multiply(x[n],
                              conv_from_polar(1,
                                              -2*PI*n*k/N)));
    }
  }
  return X;
}
```





A completely new type of users for HLS!  
**Software application programmers**  
A completely new type of applications for HLS!  
**General-purpose code**

# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components


```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```




# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components

```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```





Naïve schedule:



# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components



```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```



# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components



```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```



# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components

```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```









# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components

```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```




Low throughput: slow execution


# Standard HLS

- **Create a datapath** suitable to implement the required computation
- Create a **fixed schedule at compile time** to activate the datapath components


```
for (i=0; i<n; i++) {  
    acc += x[i] * c[n-i];  
}
```



Naïve schedule:



Pipelined schedule:



High throughput: fast execution


# The Limitations of Static Scheduling

```
for (i=0; i<N; i++) {
    hist[x[i]] = hist[x[i]] + weight[i];
}
```


```
1: x[0]=5 → ld hist[5]; st hist[5];
2: x[1]=4 → ld hist[4]; st hist[4];
3: x[2]=4 → ld hist[4]; st hist[4];
```

RAW dependency

- Static scheduling (standard HLS tool)
  - Inferior when memory accesses cannot be disambiguated at compile time




- Dynamic scheduling
  - Maximum parallelism: Only serialize memory accesses on actual dependencies




# A Different Way to Do HLS

**Static scheduling** (standard HLS tool): decide at **compile time** when each operation executes



**Dynamic scheduling** (our HLS approach): decide at **runtime** when each operation executes









# A Different Way to Do HLS

**Static scheduling** (standard HLS tool): decide at **compile time** when each operation executes

**Dynamic scheduling** (our HLS approach): decide at **runtime** when each operation executes





# Dataflow Circuits

- **Asynchronous circuits**: operators triggered when inputs are available
  - Budiu et al. Dataflow: A complement to superscalar. ISPASS'05.
- Dataflow, latency-insensitive, elastic: the **synchronous** version of it
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
  - Carloni et al. Theory of latency-insensitive design. TCAD'01.
  - Jacobson et al. Synchronous interlocked pipelines. ASYNC'02.
  - Vijayaraghavan and Arvind. Bounded dataflow networks and latency-insensitive circuits. MEMOCODE'09.

**High-level synthesis of  
dataflow circuits**


# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling

### Out-of-order memory




### Speculative execution






# Dataflow Circuits

- We use the **SELF (Synchronous ELastic Flow)** protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- **Make scheduling decisions at runtime**
  - As soon as all conditions for execution are satisfied, an operation starts




# Dataflow Circuits

- We use the **SELF (Synchronous ELastic Flow)** protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- **Make scheduling decisions at runtime**
  - As soon as all conditions for execution are satisfied, an operation starts







# Dataflow Circuits





- We use the **SELF (Synchronous ELastic Flow)** protocol
  - Cortadella et al. Synthesis of synchronous elastic architectures. DAC'06.
- Every component communicates via a pair of handshake signals
- **Make scheduling decisions at runtime**
  - As soon as all conditions for execution are satisfied, an operation starts



# Dataflow Components







# Dataflow Components














# Dataflow Components







# Dataflow Components




# Dataflow Components




# Dataflow Components




# From Program to Dataflow Circuit



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```




# From Program to Dataflow Circuit




```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# From Program to Dataflow Circuit



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```


# From Program to Dataflow Circuit



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```




# From Program to Dataflow Circuit




```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# From Program to Dataflow Circuit



Single token on cycle, in-order tokens in noncyclic paths


# From Program to Dataflow Circuit




Backpressure from slow paths prevents pipelining

# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling

### Out-of-order memory




### Speculative execution



# Inserting Buffers


```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```



Buffers as registers to break combinational paths

# Inserting Buffers



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```





Buffers as FIFOs to regulate throughput

# Inserting Buffers

```
for (i=0; i<N; i++) {
  hist[x[i]] = hist[x[i]] + weight[i];
}
```




# Inserting Buffers





# Inserting Buffers


**NOW**  
**(with buffers)**




- Mixed integer linear programming (MILP) model based on **Petri net theory**
- Analyze token flow through the circuit
  - Determine **buffer placement and sizing**
  - **Maximize throughput** for a target clock period

# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling

### Out-of-order memory




### Speculative execution



# Saving Resources through Sharing

- Static HLS: share units between operations which execute in **different clock cycles**
- Dynamic HLS: share units based on their **average utilization** with tokens


```
for (i = 0; i < N; i++) {  
    a[i] = a[i]*x;  
    b[i] = b[i]*y;  
}
```



# Saving Resources through Sharing

- Static HLS: share units between operations which execute in **different clock cycles**
- Dynamic HLS: share units based on their **average utilization** with tokens

```
for (i = 0; i < N; i++) {  
  a[i] = a[i]*x;  
  b[i] = b[i]*y;  
}
```



Units fully utilized  
(high throughput)


Sharing not possible without  
damaging throughput

Use MILP (performance optimization)  
information to decide what to share

# Saving Resources through Sharing

- Static HLS: share units between operations which execute in **different clock cycles**
- Dynamic HLS: share units based on their **average utilization** with tokens

```
for (i = 0; i < N; i++) {  
  a[i] = a[i]*x;  
  b[i] = b[i]*y;  
}
```



Sharing possible without  
damaging throughput


Units underutilized  
(low throughput)

Use MILP (performance optimization)  
information to decide what to share

# Saving Resources through Sharing

- Static HLS: share units between operations which execute in **different clock cycles**
- Dynamic HLS: share units based on their **average utilization** with tokens


```
for (i = 0; i < N; i++) {  
  a[i] = a[i]*x;  
  b[i] = b[i]*y;  
}
```



Sharing mechanism for  
deadlock-free execution

# Inserting Buffers


```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```



**Backpressure from slow paths prevents pipelining**

# Inserting Buffers

```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```



**Buffers for high throughput**




# Inserting Buffers

```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

1: x[0]=5 → ld hist[5]; st hist[5];  
2: x[1]=4 → ld hist[4]; st hist[4];  
3: x[2]=4 → ld hist[4]; st hist[4];

RAW dependency




RAW dependency  
not honored!


What about memory?

# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling

### Out-of-order memory




### Speculative execution




# We Need a Load-Store Queue (LSQ)!

- Traditional processor LSQs allocate memory instructions **in program order**




- Dataflow circuits have **no notion of program order**

How to supply program order to the LSQ?



# LSQ Allocation


- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - **Static knowledge** of memory access program order inside each basic block
  - **Dynamic knowledge** of the sequence of basic blocks **from the dataflow circuit**



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# LSQ Allocation


- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - **Static knowledge** of memory access program order inside each basic block
  - **Dynamic knowledge** of the sequence of basic blocks **from the dataflow circuit**



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# LSQ Allocation


- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - **Static knowledge** of memory access program order inside each basic block
  - **Dynamic knowledge** of the sequence of basic blocks **from the dataflow circuit**



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# LSQ Allocation


- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - **Static knowledge** of memory access program order inside each basic block
  - **Dynamic knowledge** of the sequence of basic blocks **from the dataflow circuit**



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

# LSQ Allocation

- An LSQ for dataflow circuits whose only difference is in the **allocation policy**:
  - **Static knowledge** of memory access program order inside each basic block
  - **Dynamic knowledge** of the sequence of basic blocks **from the dataflow circuit**



```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```




# Dataflow Circuit with the LSQ

```
for (i=0; i<N; i++) {  
    hist[x[i]] = hist[x[i]] + weight[i];  
}
```

```
1: x[0]=5 → ld hist[5]; st hist[5];  
2: x[1]=4 → ld hist[4]; st hist[4];  
3: x[2]=4 → ld hist[4]; st hist[4];
```


RAW dependency




High-throughput pipeline with  
memory dependencies honored

# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling


### Out-of-order memory



### Speculative execution




# Nonspeculative Dataflow Circuit



```
float d=0.0; x=100.0; int i=0;
```

```
do {  
    d = a[i] + b[i];  
    i++;  
}  
while (d<x);
```


# Nonspeculative Dataflow Circuit



```
float d=0.0; x=100.0; int i=0;
```

```
do {  
    d = a[i] + b[i];  
    i++;  
}  
while (d<x);
```


# Nonspeculative Dataflow Circuit



```
float d=0.0; x=100.0; int i=0;
```



```
do {  
    d = a[i] + b[i];  
    i++;  
}  
while (d<x);
```

# Nonspeculative vs. Speculative System




Long control flow decision  
prevents pipelining

# Nonspeculative vs. Speculative System



# Speculation in Dataflow Circuits


- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation






# Speculation in Dataflow Circuits

- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



# Speculation in Dataflow Circuits


- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation






# Speculation in Dataflow Circuits


- Contain speculation in a region of the circuit delimited by special components
  - Issue speculative tokens (pieces of data which might or might not be correct)
  - Squash and replay in case of misspeculation



# Speculative Dataflow Circuit




# Speculative Dataflow Circuit




Speculator instead of regular Branch

# Speculative Dataflow Circuit



Input boundary:  
Save units



# Speculative Dataflow Circuit




Output boundary:  
Commit units



# Speculative Dataflow Circuit




# Speculative Dataflow Circuit




High-throughput speculative pipeline

# HLS of Dynamically Scheduled Circuits

## Catching up with static HLS




## Resource sharing




## Reaping the benefits of dynamic scheduling

### Out-of-order memory




### Speculative execution



Static HLS vs. dynamic HLS?

# Dynomatic: An Open-Source HLS Compiler

- From C/C++ to synthesizable dataflow circuit description




# Experimental Results

- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS

- ▲ Dynamic, control dependences
- Dynamic, memory dependences
- ◆ Dynamic, speculative
- × Dynamic, no dependences
- Static (all points)


# Experimental Results

- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS




# Experimental Results

- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS



# Experimental Results

- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS




**Reduced execution time in irregular benchmarks (speedup of up to 14.9X)**



# Experimental Results


- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS



**Reduced execution time in irregular benchmarks (speedup of up to 14.9X)**

# Experimental Results


- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS



**LSQ causes significant resource overheads**

# Experimental Results


- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS



**LSQ causes significant resource overheads**

# Experimental Results

- Resource utilization and execution time of the dataflow designs, **normalized to the corresponding static designs** produced by Vivado HLS



# Static vs. Dynamic Scheduling



**Statically Scheduled**  
→ “Compiler does the job”

**Dynamically Scheduled**  
→ “Hardware does the job”



Computer  
Architecture

**VLIW  
Processors**

**Out-of-Order  
Superscalar  
Processors**

High-Level  
Synthesis

**Traditional HLS**

**Dataflow circuits**

**DSP-oriented applications**

**General-purpose code  
(new applications and users)**

Thanks! 😊

Research group:



<https://dynamo.ethz.ch/>

Dynamatic HLS tool:



<https://dynamatic.epfl.ch/>