Formal methods for FPGAs

John Wickerson

5th September 2022





Formal methods for...

- specifying the semantics of CPU/FPGA devices
 work led by Dan lorga, with Alastair Donaldson
- proven-correct high-level synthesis work led by Yann Herklotz
- more efficient high-level synthesis work led by **Jianyi Cheng**, with George Constantinides
- high-level synthesis of weak-memory concurrency work led by Nadesh Ramanathan, with George Constantinides















//FPGA: //CPU: x=1; print(y); y=1; print(x);





);

CPU/FPGA devices



Write Request	
$(WP, RP, UB, DB, SM) \xrightarrow{WrReq(c, l, v, m)} (WP ++ (W, c, l, v, m), RP, UB, DB, SM)$	
Read Request	
$(WP, RP, UB, DB, SM) \xrightarrow{\text{RdReq}(c, l, m)} (WP, RP ++ (R, c, l, m), UB, DB, SM)$	
Fence Request One Channel	CPU Write
$(WP, RP, UB, DB, SM) \xrightarrow{\text{FnReqOne}(c, m)} (WP ++ (F, c, \bot, \bot, m), RP, UB, DB, SM)$	(SM, WB) CPUWrite(
Fence Request All Channels	CPU Flush Write Buffer to Mem
$(WP, RP, UB, DB, SM) \xrightarrow{\text{FnReqAll}(m)} (WP \leftrightarrow (F, \bot, \bot, m), RP, UB, DB, SN)$	$\frac{WB[l] = (l, v) + lum}{(SM, WB) \xrightarrow{\tau} (SM[l := v], WB)}$
Flush Write Request to Upstream Buffer $WP = head ++ (W, c, l, v, m) ++ tail (F, c, _, _) \notin head (F, \bot, _, _) \notin head$	CPU Read from Memory
$(WP, RP, UB, DB, SM) \xrightarrow{WrRsp(c, m)} (head ++ tail, RP, UB[c := UB[c] ++ (W, l, v, m)], DB, SM)$	$SM(l) = v \qquad (l, _) \notin WB[t]$
Write to Memory UB[c] = (W, l, v, m) + tail	$(SM, WB) \xrightarrow{\text{CPU}} (SM, WB)$
$(WP, RP, UB, DB, SM) \xrightarrow{\tau} (WP, RP, UB[c := tail], DB, SM[l := v])$	
Fence Response One Channel $WP = (F, c, \pm, \pm, m) + tail \qquad UB[c] = \emptyset$	FPGA Step (WP, RP, UB, DE
$(WP, RP, UB, DB, SM) \xrightarrow{\text{FnRspOne}(c, m)} (tail, RP, UB, DB, SM)$	(WP, RP, UB, DB, SI
Fence Response All Channels $WP = (F, \bot, \bot, \bot, m) + tail$ $\forall c \in Chan. UB[c] = \emptyset$	CPU Step (S
$(WP, RP, UB, DB, SM) \xrightarrow{\text{FnRspAll}(m)} (tail, RP, UB, DB, SM)$	(WP, RP, UB, DB,
Flush Read Request to Upstream Buffer RP = head ++ (R, c, l, m) ++ tail	
$\overline{(WP, RP, UB, DB, SM)} \xrightarrow{\tau} (WP, head ++ tail, UB[c := UB[c] ++ (R, l, m)], DB, SM)$	
Read from Memory $IID[-1] = (P, l, m) + tail \qquad SM(l) = v$	

 $UB[c] = (\mathbf{R}, l, m) + tall$

 $(WP, RP, UB, DB, SM) \xrightarrow{\tau} (WP, RP, UB[c := tail], DB[c := DB[c] ++ (l, v, m)], SM)$

Read Response

DB[c] = (l, v, m) + tail $(WP, RP, UB, DB, SM) \xrightarrow{RdRsp(c, l, v, m)} (WP, RP, UB, DB[c := tail], SM)$

CPU Write

$$SM, WB) \xrightarrow{\text{CPUWrite}(t, l, v)}_{\text{CPU}} (SM, WB[t := WB[t] ++ (l, v)]$$

lush Write Buffer to Memory WB[t] = (l, v) ++ tail $WB) \xrightarrow[CPU]{\tau} (SM[l := v], WB[t := tail])$

ad from Memory = v $(l, _) \notin WB[t]$

CPU Read from Write Buffer (*l*, _) ∉ tail $WB[t] = head \leftrightarrow (l, v) \leftrightarrow tail$ $(SM, WB) \xrightarrow{\text{CPURead}(t, l, v)} (SM, WB)$

 $WB[t] = \emptyset$

 $(SM, WB) \xrightarrow{\text{CPUFence}(t)} (SM, WB)$

CPU Fence

FPGA Step		

 $(WP, RP, UB, DB, SM) \xrightarrow{a}_{FPGA} (WP', RP', UB', DB', SM')$

 $(WP, RP, UB, DB, SM, WB) \xrightarrow{a} (WP', RP', UB', DB', SM', WB)$

CPU Step

 $(SM, WB) \xrightarrow{a} (SM', WB')$

 $(WP, RP, UB, DB, SM, WB) \xrightarrow{a} (WP, RP, UB, DB, SM', WB')$





//FPGA: || //CPU: x=1; print(y); y=1; print(x);





//FPGA: || //CPU: x=1; print(y); wfence; print(x); y=1;

CPU/FPGA devices

- We built a model of how shared memory works in Intel CPU/ FPGA devices
- Can be used as a foundation for reasoning about CPU/FPGA programs
- Can be used to automatically generate conformance tests

Formal methods for...

- specifying the semantics of CPU/FPGA devices
 work led by Dan lorga, with Alastair Donaldson
- proven-correct high-level synthesis work led by Yann Herklotz
- more efficient high-level synthesis work led by **Jianyi Cheng**, with George Constantinides
- high-level synthesis of weak-memory concurrency work led by Nadesh Ramanathan, with George Constantinides











```
Theorem transf_c_program_correct:
     forall p tp,
C
     transf_c_program p = OK tp ->
     backward_simulation (Csem.semantics p) (Asm.semantics tp).
      intros. apply c_semantic_preservation. apply transf_c_program_match; auto.
    Proof.
    0ed.
                                                                   x86
    Theorem transf_c_program_correct:
      forall p tp,
      transf_hls p = OK tp ->
      backward_simulation (Csem.semantics p) (Verilog.semantics tp).
    Proof.
      intros. apply c_semantic_preservation. apply transf_hls_match; auto.
    Qed.
```









- We built a proven-correct HLS tool called Vericert
- Vericert is implemented assistant Any questions? Abou .ed) HLS tool st as a to add more optimisations, chiefly scheduling Ongo Vericer pen-source and hosted on GitHub Vericert