

# Field-Effect Transistors Using Silicon Nanowires Prepared by Electroless Chemical Etching

M. Zaremba-Tymieniecki, C. Li, K. Fobelets, and Z. A. K. Durrani

**Abstract**—Silicon nanowires, prepared by electroless chemical etching, are used to fabricate dual-gate field-effect transistors. The diameters of the nanowires vary from 40–300 nm, with a maximum aspect ratio of  $\sim 3000$ . Titanium silicide contacts are fabricated on single nanowires. An aluminium top-gate, combined with a back-gate, forms a dual-gate transistor. In an  $n$ -channel device with a nanowire diameter of  $\sim 70$  nm, the output characteristics show current saturation, with a maximum current of  $\sim 100$  nA. A drain-source threshold voltage exists for current flow, controlled by the gate voltage, and assists in device turn-off. The ON/OFF current ratio is  $\sim 3000$ , and the subthreshold swing is  $\sim 780$  mV/decade.

**Index Terms**—Electroless chemical etching, nanoelectronics, nanowire MOSFET, silicon nanowire.

## I. INTRODUCTION

IN RECENT years, silicon nanowires (SiNWs) have generated great interest for the fabrication of nanometer-scale devices for integrated circuit, sensor, optoelectronic, and thermoelectric applications [1]–[3]. In particular, SiNWs have been investigated for nanoscale field-effect transistor (FET) fabrication for continued scaling into the  $\sim 10$  nm regime [1]. Silicon nanowires, prepared by “bottom-up” techniques such as vapor-liquid solid (VLS) growth [4], [5] or by “top-down” lithographic techniques [6], [7] may be defined with diameters  $< 10$  nm and lengths  $\sim 100$   $\mu\text{m}$ . For FET applications, VLS SiNWs may be deposited or grown directly on a suitable substrate [8], [9] while lithographically defined SiNWs may be fabricated in silicon-on-insulator material [10].

SiNWs have also been prepared by electroless chemical etching of Si wafers [11]. Here, the electroless deposition of an Ag dendritic network on the Si wafer catalyses subsequent chemical etching of a SiNW array. Vertical large aspect ratio and densely packed NWs are formed over the entire Si surface. Nanowire diameters from  $\sim 20$ – $300$  nm and with lengths up to  $\sim 150$   $\mu\text{m}$  have been demonstrated [3], [12]. These NWs have been used to define  $p$ -channel FETs with NW diameter  $\sim 180$  nm, an underlying “back-gate,” and Au contacts. Here, an on-off current ratio  $I_{\text{on}}/I_{\text{off}} \sim 10^4$  and a subthreshold swing  $S = 760$  mV/decade was reported [12]. However, there is lim-




Fig. 1. (a) Schematic diagram of dual-gate SiNW FET with  $\text{Ti}_x\text{Si}_y/\text{Al}$  source (S) and drain (D) contacts, Al top-gate (Tg), and substrate back-gate (Bg). (b) Scanning electron micrograph of chemically etched SiNW array. (c) Transmission electron micrograph of the SiNWs. (d) Scanning electron micrograph of SiNW FET. The scale bars are 10  $\mu\text{m}$ , 100 nm, and 10  $\mu\text{m}$ , respectively.

ited work on FETs using these NWs in comparison with VLS-grown NWs.

In this letter, we demonstrate dual-gate FETs in SiNWs fabricated using electroless chemical etching. We fabricate  $\text{Ti}_x\text{Si}_y/\text{Al}$  source/drain contacts on single SiNWs, with a dual-gate formed by an Al top-gate and a substrate “back-gate” [Fig. 1(a)]. In a FET with a  $\sim 70$  nm diameter SiNW, the drain-source current ( $I_{\text{DS}}$ )—voltage ( $V_{\text{DS}}$ ) output characteristics, with simultaneously applied top- and back-gate voltages  $V_{\text{TG}}$  and  $V_{\text{BG}}$ , show current saturation with maximum  $I_{\text{DS}} \sim 100$  nA. A drain-source threshold voltage for current flow, controlled by the gate voltages, assists in device turn-off. In the FET transfer ( $I_{\text{DS}} - V_{\text{BG}}, V_{\text{TG}}$ ) characteristics, we measure  $I_{\text{on}}/I_{\text{off}} \sim 3000$  and  $S \sim 780$  mV/decade. The device may be analyzed using Schottky barrier contacts, in series with a FET formed by the SiNW.

## II. DEVICE FABRICATION

The SiNWs were synthesised from a  $p$ -type, Sb-doped silicon (100) wafer (resistivity  $\rho \sim 10^{-2}$   $\Omega\text{cm}$ ). A Si sample was immersed in  $\text{HF}/\text{AgNO}_3$  solution at room temperature for 5 minutes. Here, an electroless deposition (galvanic exchange) process [11] forms a network of Ag dendrites on the Si surface. Etching is continued using mainly nitrate ions as the oxidizing agent. Etching for three hours produces a densely

Manuscript received March 10, 2010; revised April 30, 2010; accepted May 4, 2010. Date of publication June 28, 2010; date of current version July 23, 2010. The review of this letter was arranged by Editor C. Bulucea.

The authors are with the Department of Electrical and Electronic Engineering, Imperial College London, South Kensington Campus, SW7 2AZ London, U.K. (e-mail: michal.tymieniecki08@imperial.ac.uk; chuanbo.li@imperial.ac.uk; k.fobelets@imperial.ac.uk; z.durrani@imperial.ac.uk).

Digital Object Identifier 10.1109/LED.2010.2050572




Fig. 2. (a)  $I_{DS}$ - $V_{DS}$  output characteristics of a SiNW FET.  $V_{BG}$  is varied from 2 V to -8 V in -2 V steps and  $V_{TG}$  is varied from 0.4 V to -1.6 V in -0.4 V steps.  $V_{DST}$  is seen to vary from  $V_{DST1} = 0.3$  V to  $V_{DST2} = 2.3$  V (b)  $I_{DS}$ - $V_{BG}$ ,  $V_{TG}$  transfer characteristics (log scale), as  $V_{DS}$  is varied from 2 V to 0.5 V in 0.5 V steps. The inset shows extracted  $g_m$  versus  $V_{BG}$  for  $V_{DS} = 1.5$  V.  $V_{TG}$  (not shown) is varied simultaneously with  $V_{BG}$ , in the ratio 1 : 5.

packed vertical array of  $\sim 300$   $\mu\text{m}$ -long NWs.  $\text{HNO}_3$  is then used to remove the Ag. Fig. 1(b) shows a scanning electron micrograph of a SiNW array, with NW diameter of 40–300 nm. The NW packing density is  $\sim 10^9/\text{cm}^2$ . Nanowires with a diameter of  $\sim 100$  nm can be  $\sim 300$   $\mu\text{m}$ -long, for an aspect ratio of  $\sim 3000$ . Fig. 1(c) shows a transmission electron micrograph of the SiNWs. The SiNW marked “A” has a crystalline core 60 nm in diameter, with a  $\sim 5$ -nm-thick native oxide shell.

Nanowires from the array were dispersed in isopropyl alcohol using ultrasonic agitation and then deposited from this solution on a  $\text{SiO}_2$  (130 nm thick) on  $p$ -Si substrate. The sample was then oxidised at 850  $^\circ\text{C}$  for 5 min to passivate the NW surface and form a  $\sim 10$  nm surface oxide.  $\text{Ti}_x\text{Si}_y$  contacts were defined on single selected NWs using optical lithography. Here, 40 nm of Ti was thermally evaporated after an oxide strip and excess metal was removed using “lift-off.” The Ti was then annealed at 700  $^\circ\text{C}$  for 30 sec. Here, a “snowplow” process [13] dissociated  $\text{SiO}_2$  at the Si/Ti interface, driving oxygen to the surface and forming a  $\text{Ti}_x\text{Si}_y$  contact covered by a thin  $\text{TiO}_x$  layer. The  $\text{TiO}_x$  layer was then removed using buffered HF and a 100-nm Al capping layer thermally evaporated to complete the contact. Finally, a  $\sim 2$   $\mu\text{m}$ -wide and 100-nm-thick Al top-gate was defined on the NW. Fig. 1(d) shows a scanning electron micrograph of a device with a  $\sim 250$ -nm diameter SiNW.

### III. RESULTS AND DISCUSSION

Fig. 2 shows the dual-gate characteristics of a SiNW device. Here, the NW core diameter was  $\sim 70$  nm and the source-drain separation was 45  $\mu\text{m}$ . The large source-drain separation implies a continuous NW conduction path over tens of micrometers. The characteristics were measured at 300 K with an Agilent 4155B parameter analyzer. Fig. 2(a) shows the  $I_{DS}$ - $V_{DS}$  characteristics, where  $V_{TG}$  and  $V_{BG}$  are varied in a constant proportion of 1 : 5, in a manner similar to a dynamic threshold FET [14].  $V_{BG}$  is varied from 2 V to -8 V and  $V_{TG}$  is varied from 0.4 V to -1.6 V. Both the saturation current and drain-source threshold voltage  $V_{DST}$  for current flow are modulated by the gate voltages.  $I_{DS}$  reduces in value as the gate voltages decrease, implying  $n$ -channel FET operation even




Fig. 3. (a)  $I_{DS}$ - $V_{BG}$ ,  $V_{TG}$  transfer characteristics (linear scale) of a SiNW FET, as  $V_{DS}$  is varied from 2 V to 0.5 V in 0.5 V steps. (b)  $I_{DS}$ - $V_{BG}$  characteristics at  $V_{DS} = 1.5$  V, for  $V_{TG} = 0$  V, and for  $V_{TG} = 0.2 V_{BG}$ .

though the SiNWs were nominally doped  $p$ -type.  $V_{DST}$  shifts from 0.3–2.3 V as the gate voltages decrease, and this helps turn the device “off.” Fig. 2(b) shows the  $I_{DS}$ - $V_{BG}$ ,  $V_{TG}$  characteristics for  $V_{DS} = 2 - 0.5$  V on a log scale. Here, maximum  $I_{on}/I_{off} = 60$  nA/20 pA = 3000 at  $V_{DS} = 1.5$  V. The inset to Fig. 2(b) shows the transconductance  $g_m$  versus gate voltage at  $V_{DS} = 1.5$  V. The peak value of  $g_m = dI_{DS}/dV_{GS} \sim 30$  nS and the subthreshold swing  $S = 780$  mV/decade.

Fig. 3(a) shows the dual-gate transfer characteristics of the device on a linear-scale for  $V_{DS} = 2 - 0.5$  V. Fig. 3(b) compares the dual-gate characteristics to the back-gate only characteristics at  $V_{DS} = 1.5$  V. The modulation of  $I_{DS}$  is enhanced with dual-gate operation, with larger values of  $I_{on}$  for positive gate voltages and a comparatively sharper transition from  $I_{on}$  to  $I_{off}$ .

The electrical characteristics of the device are influenced by Schottky barriers (SBs) formed at the NW contacts and by charge trapped at or near the NW surface. The inversion of the charge carrier type from  $p$ -type in the source Si wafer to  $n$ -type in Figs. 2 and 3 implies positive fixed charge at the NW surface or in the gate oxide. This can lower the conduction ( $E_c$ ) and valence ( $E_v$ ) energy band edges in the NW relative to the Fermi energy  $E_F$  and invert the NW from  $p$ - to  $n$ -type. Inversion from  $n$ - to  $p$ -type due to surface effects has been reported in similar NWs [12].

Fig. 4(a) show schematically the energy band diagram in our  $n$ -channel SiNW FET. We assume that SBs exist at the NW source/drain contacts [15] and that  $V_{TG}$  is varied in tandem with  $V_{BG}$ . Applying  $V_{DS} > 0$  V at  $V_{BG} = 0$  V allows electron injection across the source SB. If  $V_{BG} < 0$  V, then the upward shift in  $E_c$  increases the source SB width  $a$  and the band offset  $eV_b$ , reducing  $I_{DS}$ . The increase in  $eV_b$  increases  $V_{DST}$ , similar to our observed behavior [Fig. 2(a)]. The top-gate in our device is less effective, as it does not modulate the NW “lead” regions that lie on either side.

Modeling our device as a NW FET with series SBs for  $V_{DS} > V_{DST}$  the source SB turns-on. The source resistance  $R_S$  (Fig. 4(d), inset) is associated with this SB after turn-on and any additional source contact resistance. The drain SB is forward biased [Fig. 4(a)] with resistance  $R_D \ll R_S$ . Subtracting  $V_{DST}$  from  $V_{DS}$  removes the effect of the SBs from the data, allowing




Fig. 4. (a) Energy band diagram of the SiNW FET with electron injection from the source,  $V_{DS} > 0$  V. (b)  $I_{DS}$ - $V_{BG}$  characteristics at  $V_{DS} - V_{DST} = 0.5$  V – 0.2 V, extracted from the data of Fig. 2(a). (c)  $g_{m,lin}$  versus  $(V_{DS} - V_{DST})$  characteristics. (d)  $R_{lin}$  versus  $(V_{BG} - V_{TH})$  characteristics. Inset shows the contact resistance circuit model.

the extraction of parameters associated with the NW only. Fig. 4(b) shows  $I_{DS}$  versus  $V_{BG}$  as  $V_{DS} - V_{DST}$  is varied. Above a threshold gate voltage  $V_{TH} \approx -3$  V,  $I_{DS} \propto V_{BG}$  as expected for a FET in the linear region [16]. Here,  $I_{DS} = \mu_{FE} C_{ox} (V_{DS} - V_{DST}) (V_{BG} - V_{TH}) / L^2$ , where  $C_{ox}$  is the oxide capacitance,  $\mu_{FE}$  is the electron field-effect mobility, and  $L$  is the NW length. The peak value of  $g_m = 30$  nS [Fig. 2(b), inset] and the minimum  $S = 780$  mV/decade occurs with  $V_{BG}$  near  $V_{TH}$  as the SB offset  $eV_b$  reduces. Fig. 4(b) may be used to extract the extrinsic linear region transconductance  $g_{m,lin} = \partial I_{DS} / \partial V_{BG}$ . We find  $g_{m,lin} \propto V_{DS} - V_{DST}$  [Fig. 4(c)], again following linear FET behavior, where  $g_{m,lin} = \mu_{FE} C_{ox} (V_{DS} - V_{DST}) / L^2$ . Finally, we estimate  $R_S$  from a plot of the extrinsic drain-source resistance in the linear region  $R_{lin} = R_{ds} + R_S = \partial V_{DS} / \partial I_{DS}$  versus gate overdrive  $V_{BG} - V_{TH}$  [Fig. 4(d)]. The data fits  $R_{lin} \propto 1 / (V_{BG} - V_{TH})$ , as expected. At large gate overdrive  $R_{ds} \ll R_S$ , implying  $R_S \sim 1$  M $\Omega$ .

The intrinsic linear region transconductance may be estimated using  $g_{m0} = g_{m,lin} / (1 - (g_d + g_{m,lin}) R_S)$ , using a calculation similar to [17]. Here,  $g_d = \partial I_{DS} / \partial V_{DS}$ . Using maximum values,  $g_{m,lin} = 10$  nS and  $g_d = 130$  nS at  $V_{DS} - V_{DST} = 0.5$  V and  $V_{BG} = 2$  V, and assuming a constant value of  $R_S = 1$  M $\Omega$ , gives  $g_{m0} \sim 12$  nS. We may use  $g_{m0}$  to estimate the range of  $\mu_{FE}$ . Using  $\mu_{FE} = g_{m0} L^2 / C_{ox} V_{ds}$  and  $C_{ox} \sim 5 \times 10^{-15}$  F (estimated from the ideal capacitance between a cylinder and a plane) [18], we find  $\mu_{FE} \sim 100$  cm<sup>2</sup>/Vs. We note that we have neglected the forward-bias drain SB resistance  $R_D$  and any additional drain contact resistances.  $R_S$  may also reduce as  $V_{DS}$  increases, with further turn-on of the source SB. Our  $R_S$  may then be overestimated, suggesting lower values of  $g_{m0}$  and  $\mu_{FE}$ .

## ACKNOWLEDGMENT

The authors would like to thank M. Green, V. Stevens, Japan Science and Technology, and E.ON International Research Initiative.

## REFERENCES

- [1] J. Appenzeller, J. Knoch, M. T. Bjork, H. Riel, H. Schmid, and W. Riess, "Toward nanowire electronics," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2827–2845, Nov. 2008.
- [2] Y. Li, F. Qian, J. Xiang, and C. M. Lieber, "Nanowire electronic and optoelectronic devices," *Mater. Today*, vol. 9, no. 10, pp. 18–27, Oct. 2006.
- [3] A. I. Hochbaum, R. Chen, R. D. Delgado, W. Liang, E. C. Garnett, M. Najarian, A. Majumdar, and P. Yang, "Enhanced thermoelectric performance of rough silicon nanowires," *Nature*, vol. 451, no. 7175, pp. 163–167, Jan. 2008.
- [4] Y. Wu, Y. Cui, L. Huynh, C. J. Barrelet, D. C. Bell, and C. M. Lieber, "Controlled growth and structures of molecular-scale silicon nanowires," *Nano Lett.*, vol. 4, no. 3, pp. 433–436, Mar. 2004.
- [5] A. M. Morales and C. M. Lieber, "A laser ablation method for the synthesis of crystalline semiconductor nanowires," *Science*, vol. 279, no. 5348, pp. 208–211, Jan. 1998.
- [6] H. Xuejun, L. Wen-Chin, C. Kuo, D. Hisamoto, C. Leland, J. Kedzierski, E. Anderson, H. Takeuchi, C. Yang-Kyu, K. Asano, V. Subramanian, K. Tsu-Jae, J. Bokor, and H. Chenming, "Sub-50 nm P-channel FinFET," *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 880–886, May 2001.
- [7] L. Hyunjin, Y. Lee-Eun, R. Seong-Wan, H. Jin-Woo, J. Kanghoo, J. Dong-Yoon, K. Kuk-Hwan, L. Jiye, K. Ju-Hyun, C. J. Sang, S. L. Gi, S. O. Jae, C. P. Yun, H. B. Woo, M. L. Hee, M. Y. Jun, J. Y. Jung, I. K. Sang, and C. Yang-Kyu, "Sub-5 nm all-around gate FinFET for ultimate scaling," in *VLSI Symp. Tech. Dig.*, 2006, vol. 58, pp. 58–59.
- [8] Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, "High performance silicon nanowire field effect transistors," *Nano Lett.*, vol. 3, no. 2, pp. 149–152, Feb. 2003.
- [9] A. Colli, A. Fasoli, P. Beecher, P. Servati, S. Pisana, Y. Fu, A. J. Flewitt, W. I. Milne, J. Robertson, C. Ducati, S. De Franceschi, S. Hofmann, and A. C. Ferrari, "Thermal and chemical vapor deposition of Si nanowires: Shape control, dispersion, and electrical properties," *J. Appl. Phys.*, vol. 102, no. 3, pp. 034302–034313, Aug. 2007.
- [10] O. Gunawan, L. Sekaric, A. Majumdar, M. Rooks, J. Appenzeller, J. W. Sleight, S. Guha, and W. Haensch, "Measurement of carrier mobility in silicon nanowires," *Nano Lett.*, vol. 8, no. 6, pp. 1566–1571, Jun. 2008.
- [11] K. Q. Peng, Y. J. Yan, S. P. Gao, and J. Zhu, "Synthesis of large-area silicon nanowire arrays via self-assembling nanoelectrochemistry," *Adv. Mater.*, vol. 14, no. 16, pp. 1164–1167, Aug. 2002.
- [12] J. Jie, W. Zhang, K. Peng, G. Yuan, C. S. Lee, and S.-T. Lee, "Surface-dominated transport properties of silicon nanowires," *Adv. Funct. Mater.*, vol. 18, no. 20, pp. 3251–3257, Oct. 2008.
- [13] P. Merchant and J. Amano, "Oxygen redistribution during sintering of Ti/Si structures," *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 2, no. 4, pp. 762–765, Oct. 1984.
- [14] F. Assaderaghi, S. Parke, D. Sinitky, J. Bokor, P. K. Ko, and H. Chenming, "A dynamic threshold voltage MOSFET (DTMOS) for very low voltage operation," *IEEE Electron Device Lett.*, vol. 15, no. 12, pp. 510–512, Dec. 1994.
- [15] J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, and S. Guha, "Dual-gate silicon nanowire transistors with nickel silicide contacts," in *IEDM Tech. Dig.*, 2006, vol. 1, pp. 1–4.
- [16] S. M. Sze, *Physics of Semiconductor Device*. Hoboken, NJ: Wiley, 1981.
- [17] V. Gaspari, K. Fobelets, J. E. Velazquez-Perez, and T. Hackbarth, "DC performance of deep submicrometer Schottky-gated *n*-channel Si:SiGe HFETs at low temperatures," *IEEE Trans. Electron Devices*, vol. 52, no. 9, pp. 2067–2074, Sep. 2005.
- [18] O. Hayden, T. Björk, H. Schmid, H. Riel, U. Drechsler, S. F. Karg, E. Lörtscher, and W. Riess, "Fully depleted nanowire field-effect transistor in inversion mode," *Small*, vol. 3, no. 2, pp. 230–234, Feb. 2007.